

NOTE: This page provides a running history of changes for a multi-page drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all before-and-after numbers (within reason; use judgement, and use "extensive" revision note if loss of past history is tolerable, or retype complete page) and associate with each a symbol made up of the change letter and a serial subscript to appear here and on the page involved (there enclosed in a circle, triangle, or other attention-getting outline).

Ltr	REVISIO	NS	DATE	INITIALS
A	AS ISSUED		8-15-79	7K
				-
				-
		<u> </u>		ļ
				-
				J
al No.		Stock No.	1MB59010	
ELI	ECTRICAL SPECIFICATION			
ription	TRANSLATOR CHIP		DATE 8-15-79	
			Sheet No. 1	of 10

Ы



4

#### ELECTRICAL SPECIFICATIONS

1. Absolute maximum ratings (all voltages referenced to the most negative supply).

1. Supply voltages

0V to 20V

2. Input voltage

0V to 20V

3. Input voltage protection

1000V (Note 1) 0 ta 60 °C

4. Operating free-oir temperature, TA

5. Storage temperature

-40 to 75°C

0 to 75°C

6. Operating junction temperature

Note 1: 100pF discharged through 1.1K

II. Operating Porometers (all voltages referenced to  $V_{SS}$ ,  $0^{\circ} < T_{A} < 60^{\circ} C$  ).

Parameter	Symbol	MIN	TYP	MAX	UNITS	Comments
Power Supplies	V <sub>BB</sub> V <sub>SS</sub> V <sub>CC</sub> V <sub>DD</sub> V <sub>G</sub> G	-5.25 4.75 5.7 11.4	-5.0 0.0 5.0 6.0 12.0	-4.75 5.25 6.3 12.6	V V V	-
Supply Current	I <sub>BB</sub> ICC IGG IDD		6 2 1	100 12 4 2	uA mA mA mA	
Input Current	¹ <sub>IH</sub>			10	υA	V <sub>IN</sub> = V <sub>GG</sub>
Total Power Dissipation	P <sub>T</sub>			130	mW	
Clocks (2 phase) Rise time Fall time Frequency Pulse width Pulse spacing Input high Input low Input load	†CR †CF FC †CPW †CPS VCIH VCIL CC	9.6	613 204 816	40 40 V <sub>G</sub> G 0.8 20	ns ns kHz ns ns V V	see fig. 1 +02% +02% +02%

1						
	SEE	SHEET 1		MCOEL	STE NO	1MB5 -9010
				ELECTRICAL SPEC T	TRANSLAT	OR CHIP
-				or T. KRAEMER		DATE 8-15-79
				1,770		SHEET NO 2 OF 10 =
LTR	PC NO	APPROYED	DATE			ows NO A-1MB5- 9010-1 :
	1	200101000		SUPERSEDES		1/ 1/100



Parameter	Symbol	MIN	TYP	MAX	UNITS	Comments
PWO Input high Input low Input lood Rise delay	VPIH VPIL CP †PR	3.6		V <sub>DD</sub> 0.8 5	V V pF ms	From time power supplies and clocks are within specification.
Delay to 1st LMA	<sup>t</sup> PD	3.2			US	
LMA, RD, WR Outpo Output high Output low Output volid high Hold time	**************************************	4.0		V <sub>D</sub> D 300 150	V ns ns	See Fig. 3 Load = 150 pF Never occurs. Lood = 150 pF
LMA, RD, WR Input Input high Input low Input volid high Input valid low Hold time Input lood	VNIH VNIL †NHH †NHL †NH CL	3.6 0 40		V <sub>DD</sub> 0.8 400 150 10	V V ns ns ns	
BO - B7 Output volid Input valid Hold time Output high Output low Input high Input low Float voltage	†BR2 †BF1 †BH1 VBOH VBOL VBIH VBIL VBF	0 40 4.0 3.6 3.6		400 150 0.4 0.8 VDD	ns ns ns V V V V	See Fig. 4 Load = 150 pF  This voltage must be supplied by another chip
Input Load	BIL			10	рF	in the system. (i.e. 1MA8)
						-

	SEE	SHEET 1		MODEL	1K. NO 1MB5 - 9010
				ELECTRICAL SPEC TRA	NSLATOR CHIP
				BY T. KRAEMER	DATE 8-15-79
				APPD	SHEET NO 3 OF 10
178	PC NO	APPROVED	DATE		1 110 2 9719-1





Porameter	Symbol A	MIN	TYP	MAX	UNITS	Comments
RC Fall time Output low Hold time	†IF2 VIOL †RCH			380 0.4 200	ns V ns	See Fig. 5 Open droin output Laad = 80 pF I <sub>sink</sub> = 4 mA
SC0,SC1,SC2 Input low Low level input cur	V <sub>L</sub>			0.8 -1	V mA	at VL
IRL, HALT Fall time Output low PRIH, PRIL PRIH set up time PRIL foll time Propagation delay	†F1	0		500 0.4 450 100	ns V ns ns	See Fig. 6 Open drain output Load = 80 pF I <sub>sink</sub> =4mA See Fig. 7 Load = 80 pF
PRIH input high PRIH input low PRIL output high PRIL output low PRIH input load	VPIL	.6		V <sub>DD</sub> 0.8 0.4 5	V V V V pF	2535 30 pt
ALE Pulse width Address set up time Address hold time Rise time Fall time	†ILL 1. †IAL 7. †ILA 5. †IR †IR		30 30		ns ns ns ns	See Fig. 8 With 11 MHz crystol
IWR Pulse width Data set up time Doto hold time Address set up to WR	t <sub>IDW</sub> 2:	00 50 0			ns ns ns	See Fig. 8  Load = 20 pF
IRD  Pulse width IRD to data valid Address set up to RD Data hold time	†ICC †IRD †IAD †IDR 0	00		200 400 100	ns ns ns	See Fig. 8
SEE SHEET 1		м	ODEL		STK NO	1MB5- 9010
			ELECTRICAL		TRANSLAT	i
		ВУ		EMER		DATE 8-15-79  SHEET NO 4 OF 10
P.C. NO APPROVED	DATE	一 一	PPD			SHEET NO 4 OF 10




Parameter	Symbol	MIN	TYP	MAX	UNITS	Comments
D0 – D7 , ALE, I Output low voltage Output high Input high Input low		2.4		0.4 V <sub>CC</sub>	V V V	See Fig. 8 Load = 50 pF l <sub>sink</sub> =1.6mA
ADR2, ADR3, RESET, ADRx valid Output high Output Low	TNT  TIAR  VOH  VOL	4.0		200	ns V V	Load = 30p F( Isink=1.6mA RESET and INT)

	SEE	SHEET 1		MODEL	STK NO 1MB5 - 9010
+				ELECTRICAL SPEC T	RANSLATOR CHIP
1				by T. KRAEMER	DATE 8-15-79
				APPD	SHEET NO 5 OF 10
4	P C ~10	APPROVED	DATE		











PRIH, PRIL PROPAGATION DELAY FIG. 7

RC TIMING FIG. 5 IRL, HALT TIMING FIG. 6



	SEE	SHEET 1		MODEL	STK NO 1MB5 - 9010
				ELECTRICAL SPEC 1	FRANSLATOR CHIP
				BY T. KRAEMER	DATE 8-15-79
-tree-c	PC NO	APPROYED	DATE	APPD	SHEET NO 9 OF 10





8049 TIMING

FIG. 8

	SEE	SHEET		MODEL	1K NO 1MB5- 9010
-				ELECTRICAL SPEC TRA	
				BY T. KRAEMER	DATE 8-15-79
170	PCINO	AFPROVED	DATE	APPD	SHEET NO 10 OF 10